

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/354,302	07/16/1999	CHRISTOPHER K. MORZANO	M4065.0176/P	4970	
24998	7590 12/22/2003		EXAMINER		
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP			LUU, AN T		
2101 L STREET NW WASHINGTON, DC 20037-1526			ART UNIT	PAPER NUMBER	
				2816	
			DATE MAIL ED. 12/22/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

Application/Control Number: 09/354,302

Art Unit: 2816

#### **DETAILED ACTION**

Applicant's Amendment filed on 11-21-03 has been received and entered in the case. The rejections set forth in the previous Office Action are maintained as indicated below.

### Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-7, 16-19, 82 and 86-90 are rejected under 35 U.S.C. 102(b) as being anticipated by the Makihara et al. (U.S. Patent 5,243,573).

Makihara et al discloses in figure 2 an apparatus comprising a first and second complementary clock signal input/output lines (line connecting N4 and transistor 29, and N5 and transistor 30) for receiving first and second complementary clock input signals and transmitting first and second complementary clock input signals (at nodes N4 and N5 by virtue of a latch made up by transistors 24-27) which vary between high and low at regular intervals with respect to reference voltage generated by signal /BE; first (24,26) and second (25,27) inverters each having an input and an output, wherein the input of the first inverter connected to the output of the second inverter and to the first clock signal input/output line and the input of the second inverter connected to the output of the first inverter and to the second clock signal input/output line as required by claim 1. It is noted that limitation "wherein the first... the complementary clock input signals." is seen as inherent. See detail explanation in *Response to Arguments* below.

As to claim 2, figure 2 shows an enable circuit (12 and 17) for receiving an enable signal and enabling or disabling the first and second inverters in response to the enable signal (SE, /SE).

As to claims 3-5, figure 2 shows a first voltage source (+V) coupled to the first and second inverters by means of enable signal (/SE) via P-channel transistor 12; and a second voltage source (GRD) coupled to the first and second inverters by means of the inverted enable signal (SE) via N-channel transistor. It is inherent that there exists an enable inverter for inverting the enable signal since SE and /SE are complementary signal. For simplicity, the enable inverter is not shown in the figure.

As to claims 6-7, the scopes of these claims are similar to those of claims 4 and 5. It is noted that the first and second voltages are Ground and V+, respectively.

As to claims 14-15, these claims recite a structure as shown in figure 3 of the instant application. These claims are rejected since transistor 24-27, 12 and 17 in figure 2 of Makihara are configured exactly as required by the claims (fig 3 of Applicant).

The scopes of claims 16-19 are similar to those of claims 3-7 and 15. Therefore, they are rejected for the similar reasons set forth above.

Claims 82 and 86-90 are rejected as being directed to the method or/and steps derived from the apparatus described in claims 1-8 and 16-19 noted above.

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person

having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 8, 11-13, 20, 23-33, 36-37, 83-85 and 91-98 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Makihara et al. (U.S. Patent 5,243,573) in view of the Garcia reference (5,949,259).

Makihara et al discloses all the claimed limitations except for having a first and second buffer or driver circuits coupled to the first and second complementary clock signal input/output lines as required by claims 8, 11 and 20. First, it is noted that buffer and driver have the same meaning in the field of electrical circuitry. Secondly and lastly, Official Notice is taken for the fact that a driver circuit coupling to a signal line. It is notoriously well known in the art that a driver circuit is used for re-shaping (i.e., delaying, amplifying) a signal to a particular desired form suitable for further processing. Therefore, it would have been obvious to one skilled in the art to incorporate a driver circuit into the input/output line taught by Makihara et al to achieve a desirable form of signal that meets the requirement of a particular application.

As to claims 12 and 13, the Garcia reference discloses in figure 6 a driver circuit comprising at least a first and a second driver inverter (202; P4 and N4) connected in series as required by claim 12; and a third inverter (P2,N3) wherein the third inverter and the series connected inverters have the same input and the output of the third inverter connected to a device N1 such that the output of the series connected inverters is set to a predetermined voltage (Vo). It would have been obvious for one skilled in the art to select a driver circuit taught by Garcia because the skilled artisans will easily recognize that a driver circuit can be implemented in many different ways in the art, one of such way is as shown in the Garcia for controlling a slew-rate of an output buffer circuit. Selecting one of the known designs is seen as design expedient

Application/Control Number: 09/354,302

Art Unit: 2816

depending upon the particular requirement of the application. Such a selection would improve the teaching of Makihara without departing from the scope and spirit of his invention.

The scopes of claims 23-25 are similar to those of claims 11-13. Therefore, they are rejected for the similar reasons set forth above.

The scopes of claims 26 and 27-33 are similar to those of claims 11 and 2-8, respectively. Therefore, they are rejected for the similar reasons set forth above.

The scopes of claims 36-37 are similar to those of claims 12-13. Therefore, they are rejected for the similar reason set forth above.

Claims 83-85 and 91-98 are rejected as being directed to the method or/and steps derived from the apparatus described in claims 8, 11-13 and 23-33 noted above.

## Response to Arguments

5. Applicant's arguments filed 7-28-03 have been fully considered but they are not entirely persuasive.

The rejection of claims under 35 USC 112, second paragraph is withdrawn.

Regarding the rejections under 35 USC 102 and 103 by Makihara, Applicant has argued "Makihara senses the difference between data signal and a reference data signal and outputs the recognized signal and its complement on two output lines. No skew adjustment is conducted in the disclosed circuit" wherein "the present invention of the instant application receives tow complementary clock signals as inputs, and adjusts them to reduce the skew between them."

Examiner respectfully disagrees with the above assertions for the following reasons:

Application/Control Number: 09/354,302

Art Unit: 2816

Signal at node N4 is seen to be an input of inverter comprising transistors 25 and 27. It can also be seen as an output of inverter comprising transistors 24 and 26. Signal at node N5 is seen to be an output of inverter comprising transistors 25 and 27. It can also be seen as an input of inverter comprising transistors 24 and 26. These two inverters are in serial looping connection, also known as antiparallel connection. Therefore, signals at nodes N4 and N5 must be complementary signals.

Page 6

- Term "clock signal" is not explicitly disclosed in Makihara. However, the voltage at node N4 is seen to be swung between high voltage level (+V) and ground. Therefore, the signal provided at node N4 meets the definition of "clock signal" as disclosed in specification of the instant application (page 1, lines 9-12). Office Action indicates that signal at node N4 qualifies to be called clock signal by means of signal /BE. Signal /BE was not and is not considered to be a clock signal. Figure 3 discloses a portion of /BE for teaching operation of the invention with respect to signal /BE. Therefore, signal /BE is seen to be ON/OFF at regular intervals as required by application. Consequently, node N4 is certainly varied between high or low levels on each and every cycle ON/OFF of signal /BE.
- "[S]kew adjustment" is seen as inherent because Makihara discloses each and every components as well as their interconnection as required by claim 1.

  Application is well aware, if the entire structure of the claimed invention is met by prior art, by necessity the functional limitations of the claim will also

inherently be met. Therefore, the apparatus of Makihara must operate and provide the same result as the apparatus recited in claim 1 of the instant application. If Applicant still believes that there is different functionality between his invention and the prior art, then there must be a corresponding structure difference to provide said functionality that will distinguish the present invention over the prior art. However, no such element or connection has been recited in the claim.

Regarding the rejections of claim under 35 USC 103 by Makihara in view of Garcia,

Applicant has argued Garcia does not teach or suggest the input of complementary clock signals.

Examiner respectfully believes the above assertion irrelevant since Garcia teaches a buffer being incorporated onto a signal line. It is indifferent with respect to the type of signal line (i.e., clock, data, or complementary signal).

### Allowable Subject Matter

- 6. Claims 38-56 are allowed.
- 7. Claims 9-10, 21-22 and 34-35 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 8. The following is a statement of reasons for the indication of allowable subject matter: see the previous Office Action.

Art Unit: 2816

#### Conclusion

9. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to An T. Luu whose telephone number is 703-308-4922. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy P. Callahan can be reached on 703-308-4876. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

An T. Luu Al

12-10-03

TIMOTHY P. CALLAHAN
PERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2800